Save As VHDL Form
Use this form to save a configuration for VHDL applications.
|
Field
|
Description
|
|
Configuration
|
Selects the library in which you want to save the VHDL configuration.
|
|
Library
|
Selects the cell in which you want to save the VHDL configuration.
|
|
Cell
|
Represents the configuration view. For VHDL configurations, the view name is always configuration.
|
|
View
|
Adds cellview that do not have VHDL source files but do have Verilog source files to the VHDL configuration. Select this option if you want to add these cellviews to the VHDL configuration; deselect it if you do not want to add these cellviews to the VHDL configuration.
|
|
Check for Verilog
|
If the Check for Verilog option is deselected, the Hierarchy Editor adds all cellviews that do not have VHDL source files to the configuration but comments them out and generates a warning for them in the Save as VHDL Warnings dialog box.
|
Related topics
Saving a Configuration
Return to top
