Terminal Attributes
A terminal allows a net to be connected to another net at the next level up in the hierarchy.
| Attribute | Modify | Type | Description |
|---|---|---|---|
|
List of text displays with this terminal object as their associate |
|||
|
Indicates that terminals on different nets must be connected. See Soft Connect Terminal Functions for a description of pin modeling.
Value values are |
|||
|
When
When a cellview is written from SoCE, the cellview contains EMH data and is physical and logical. Terminals inherit this |
|||
isInterface Attribute
isInterface is a flag on a terminal in a design that specifies whether this terminal is part of the original interface specification of the design. Its value is independent of whether the terminal is implicit or explicit. It is primarily used by the oa2verilog translators and by the OpenAcess interface into Innovus.
Let’s consider a schematic pin A<0:1> in Layout XL.
The Generate All From Source or Update Components And Nets command creates two explicit layout terminals A<0> and A<1>. Additionally, when the createImplicitBusTerminals option is enabled (default value), Layout XL creates an implicit bus terminal A<0:1>. Being implicit, this bus terminal does not show up in the Navigator or the cv~>terminals SKILL API.
Layout XL also sets the isInterface flag of the implicit bus terminal A<0:1> to true and the isInterface flag of the explicit bit terminals A<0> and A<1> to false. This maintains the information of the original schematic design, where the A<0:1> terminal was the interface and the bit terminals were no-interface.
If the createImplicitBusTerminals option is disabled, layout only has the A<0> and A<1> explicit terminals and the isInterface flag on both the terminals is set to true.
Related Topics
Return to top