Product Documentation
Virtuoso Layout Suite SKILL Reference
Product Version IC23.1, November 2023

vrtCheckDesign

vrtCheckDesign(
[ d_cvid ]
[ ?layers l_layers ]
[ ?region l_region ]
[ ?all { t | nil } | ?checkDeadEndPins ?checkDeviceTrims ?checkDiffPins
  ?checkGatePins ?checkGridSanity ?checkPinWSPConformance ?checkSDPins
  ?checkSymmetry ?checkTracks ?checkTrimValidity ?checkVias ]
[ ?showLog | ?logVios | ?createMarkers ]
) 
=> t / nil

Description

Runs pre-routing checks either on a whole cellview or on certain layers or a region of the design. You can either select the specific checks to run or run all available checks.

Arguments

d_cvid

Database ID of the cellview to be checked. The database ID can be obtained using the geGetEditCellView SKILL function. The default value is the cellview of the current window.

?layers l_layers

Performs pre-routing checks on the specified list of layers. If no layer list is specified, the checks are run on all routing layers in the cellview.

?region l_region

The lower-left and upper-right coordinates of the region in which checks are to be performed. If no region is specified, everything inside the PR boundary or cell boundary is checked.

?all { t | nil }

Runs all available pre-route checks. Alternatively, specify the individual checks to be run from the following list:

  • ?checkDeadEndPins - Checks for the pins covered by blockages.
  • ?checkDeviceTrims - Checks for the cut shapes on device layers.
  • ?checkDiffPins - Checks the mismatch between diffusion pin net on device and top-level net.
  • ?checkGatePins - Checks for misalignment between WSP tracks and gate pins.
  • ?checkGridSanity - Checks grid sanity.
  • ?checkPinWSPConformance - Checks for misalignment between WSP tracks and top-level pins.
  • ?checkSDPins - Checks for the misalignment of WSP tracks with source and drain pins.
  • ?checkSymmetry - Checks symmetrical nets pin placement.
  • ?checkTracks - Checks the spacing of WSPs on tracks.
  • ?checkTrimValidity - Checks for the insufficient spacing for trim insertion.
  • ?checkVias - Checks for congestion or limitations for via placement.

?showLog | ?logVios | ?createMarkers

Specifies how the information obtained from the checks is presented to the user.

  • ?showLog displays a violation log file.
  • ?logVios lists violations in the CIW.
  • ?createMarkers creates violation markers in the design.

Value Returned

t

The routing checks completed successfully.

nil

The routing checks did not complete due to errors.

Examples

The following example runs all checks on the specified design.

vrtCheckDesign(geGetEditCellView() ?all) 

The following example runs only the dead-end pin check on the current design.

vrtCheckDesign(?checkDeadEndPins ?checkSymmetry ?checkDiffPins) 

Related Topics

Virtuoso Automated Placement and Routing SKILL Functions

vrtCheckDesign


Return to top
 ⠀
X