Checking Layout Against Schematic

The development of any design involves an iterative process of synchronizing the differences between the schematic and layout. Changes, especially caused by Engineering Change Orders (ECOs), are made in the schematic and need to be updated in the layout. Similarly, changes in the layout, during interoperability with Cadence SiP Layout, require updating the schematic.