Using wreal in Assertions

The AMS Designer simulator lets you use SystemVerilog Assertions (SVAs) on SystemVerilog real variables (or ports) that connect to wreal or electrical nets, and PSL assertions on real and Verilog-AMS wreal nets that connect to electrical nets.

Related Topic

• SystemVerilog Assertions on real, wreal, and electrical Nets