The automated device-level layout flow supports automatic structure recognition using circuit finders and corresponding constraint creation. The automatic device placer and router honor these constraints during design placement and routing.

The automated device-level layout flow supports automatic structure recognition using circuit finders and corresponding constraint creation. The automatic device placer and router honor these constraints during design placement and routing.