View Library View Previous Chapter in Book View Next Chapter in Book Open PDF to print book Email Comments Help Using Documentation Shut Down Cadence Documentation Server


Common Power Format User Guide, Version 2.0

Contents

Preface

About This Manual

Additional References

Reporting Problems or Errors in Manuals

Customer Support

Cadence Online Support
Other Support Offerings

Documentation Conventions

1

Introduction

In this Guide

Cadence Tools Supporting the Common Power Format

2

Creating a CPF File

Introduction

Creating a CPF File for an MSV Design

Complete CPF File for MSV Example
Steps to Create the CPF File for MSV Design

Creating a CPF File for a Design Using PSO Methodology

Complete CPF File for PSO Example
Steps to Create the CPF File for Design Using PSO

Creating a CPF File for a Design Using DVFS Methodology

Complete CPF File for DVFS Example
Steps to Create the CPF File for DVFS Design

3

Process of Creating the CPF Content

Overview

Using a Single CPF File

Using Multiple CPF Files

4

Hierarchical Flow

Introduction to Hierarchical Flow

CPF for Hierarchical Flow

Technology CPF File -- tech.cpf
Top CPF File
Macro CPF -- ram.cpf
Soft IP CPF -- tdsp.cpf

Steps to Create the CPF File

Understanding the CPF file of the Macro Cell
Understanding the CPF file of the Soft IP
Creating the CPF File for the Top-Level Design

5

Modeling Special Cells

Modeling Level Shifters

Types of Level Shifters
Modeling a Power Level Shifter
Modeling a Ground Level Shifter
Modeling a Power and Ground Level Shifter
Modeling an Enabled Level Shifter
Modeling a Bypass Level Shifter
Modeling a Multi-Stage Level Shifter
Modeling a Multi-bit Level Shifter Cell

Modeling Isolation Cells

Types of Isolation Cells
Modeling an Isolation Cell to be Placed in the Unswitched Domain
Modeling An Isolation Cell for Ground Switchable Domain
Modeling An Isolation Cell for Power Switchable Domain
Modeling An Isolation Cell for Power and Ground Switchable Domains
Modeling An Isolation Cells that Can Be Placed in Any Domain
Modeling An Isolation Cell Without Enable Pin
Modeling An Isolation Clamp Cell
Modeling an Isolation-Level Shifter Combo Cell
Modeling an Isolation Cell with Multiple Enable Pins
Modeling an Isolation Latch with a Set or Reset Pin
Modeling a Multi-bit Isolation Cell
Modeling a Complex Isolation Cell

Modeling State Retention Cells

Types of State Retention Cells
State Retention Cell that Restores when Power is Turned On
State Retention Cell that Restores when Control Signal is Deactivated
State Retention Cells with Save and Restore Controls
State Retention Cells without Save or Restore Control
Modeling a Complex State Retention Cell

Modeling Power Switch Cells

Types of Power Switch Cells
Modeling a Single Stage Power Switch Cell
Modeling a Power Switch cell with Gate Bias
Modeling a Single Stage Ground Switch Cell
Modeling a Dual-Stage Power Switch Cell
Modeling a Dual-Stage Ground Switch Cell

Modeling Pad Cells

Using a Pad Cell Definition to Create a Simplified Pad Cell Model
Using a CPF Macro Model to Create a Detailed Pad Cell Model

Modeling a Voltage Regulator

Power Domain Mapping of a Power Source Domain
Simulation Semantic

Return to top of page

View Library View Previous Chapter in Book View Next Chapter in Book Open PDF to print book Search Cadence Library Email Comments Help Using Documentation Shut Down Cadence Documentation Server


For support, see http://www.cadence.com/support or try Cadence's SourceLink service.

Copyright © 2012, Cadence Design Systems, Inc.
All rights reserved.
Legal notices and trademark attributions