Component Statements
This device is supported within altergroups.
Instance Syntax
Name d g s b ModelName parameter=value ...
Instance Parameters
Model Syntax
model modelName bsim4 parameter=value ...
Model Parameters
Device type parameters
Model Selectors & Controller
Process parameters
|
Difference between electrical and physical gate oxide thickness. |
|
|
Channel doping concentration at depletion edge for zero body bias. |
|
Threshold voltage parameters
Mobility parameters
Subthreshold parameters
Output resistance parameters
|
Channel-length dependence of drain-induced Vth shift on Rout. |
|
Bias-dependent Rds parameters
Substrate current parameters
Gate-Induced drain leakage parameters
Gate Tunneling parameters
|
Factor for the gate oxide thickness in source/drain overlap regions. |
|
|
Nominal gate oxide thickness for gate dielectric tunneling current model only. |
|
Overlap capacitance parameters
Charge model selection parameters
Parasitic resistance parameters
Junction diode model parameters
TSMC junction diode model parameters
Junction capacitance model parameters
Temperature effects parameters
LOD model parameters
WPE model parameters
Noise model parameters
|
Coefficient of channel-length dependence of total channel thermal noise. |
|
|
Coefficient of channel-length dependence of total channel thermal noise. |
|
Substrate Network parameters
Default for instance parameters
Auto Model Selector parameters
Operating region warning control parameters
|
Forbidden operating region. Possible values are |
|
|
Parameter to turn warnings on and off. Possible values are |
Safe Operating Areas Parameters
Length dependent parameters
Width dependent parameters
Cross-term dependent parameters
DC-mismatch dependent parameters
Compatibility model parameters
Shrink Parameters
Imax and Imelt
The imax parameter aids convergence and prevents numerical overflow. The junction characteristics of the device are accurately modeled for current up to imax. If imax is exceeded during iterations, the linear model is substituted until the current drops below imax or until convergence is achieved. If convergence is achieved with the current exceeding imax, the results are inaccurate, and a warning is printed out.
A separate model parameter, imelt, is used as a limit warning for the junction current. This parameter can be set to the maximum current rating of the device. When any component of the junction current exceeds imelt, the base and collector currents are composed of many exponential terms, a warning will be issued and the results become inaccurate. The junction current is linearized above the value of imelt to prevent arithmetic exception, with the exponential term replaced by a linear equation at imelt.
Both of these parameters have current density counterparts, jmax and jmelt, that you can specify if you want the absolute current values to depend on the device area.
In BSIM4, imax (jmax) will take effect only when diomod=3 (Spectre common diode model). Berkeley uses other model parameters, such as ijthsfwd, ijthdfwd to do limitation. For more information, see the Berkeley BSIM4 manual.
Auto Model Selection
Many models need to be characterized for different geometries in order to obtain accurate results for model development. The model selector program automatically searches for a model with the length and width range specified in the instance statement and uses this model in the simulations.
For the auto model selector program to find a specific model, the models to be searched should be grouped together within braces. Such a group is called a model group. An opening brace is required at the end of the line defining each model group. Every model in the group is given a name followed by a colon and the list of parameters. Also, the four geometric parameters lmax, lmin, wmax, and wmin should be given. The selection criteria to choose a model is as follows:
lmin <= inst_length < lmax and wmin <= inst_width < wmax
model ModelName ModelType {
1: <model parameters> lmin=2 lmax=4 wmin=1 wmax=2
2: <model parameters> lmin=1 lmax=2 wmin=2 wmax=4
3: <model parameters> lmin=2 lmax=4 wmin=4 wmax=6
}
M1 1 2 3 4 ModelName w=3 l=1.5
the program would search all the models in the model group with the name ModelName and then pick the first model whose geometric range satisfies the selection criteria. In the preceding example, the auto model selector program would choose ModelName.2.
You must specify both length (l) and width (w) on the device instance line to enable automatic model selection.
Inst Default to Model
In BSIM4, for customer convenience, some model parameters are added to serve as default values for the corresponding instance parameters (they are not Berkeley model parameters. These include: l, w, as, ad, ps, pd, nrs, nrd, rdc, rsc, rgeomod, nf, min, and trise.
Output Parameters
|
Flat band Voltage between the gate and Drain/source diffusions (alias=lx75). |
|
Operating-Point Parameters
|
Estimated operating region. %Z outputs the number (0-4) in a rawfile. Possible values are |
|
|
Resistive drain-to-source current. Refer to equations 22-16 and 22-43. |
|
|
Threshold voltage (alias=lv9). Refer to equation 22-14. |
|
|
Drain-source saturation voltage (alias=lv10). Refer to equations 22-37 and 22-38. |
|
|
Common-source transconductance (alias=lx7). Refer to equation 13-32. |
|
|
Common-source output conductance (alias=lx8). Refer to equation 13-31. |
|
|
Body-transconductance (alias=lx9). Refer to equation 13-33. |
|
|
Drain-bulk junction capacitance (alias=lx29). Refer to equations 22-171 and 22-172. |
|
|
Source-bulk junction capacitance (alias=lx28). Refer to equations 22-164 and 22-165. |
|
|
Total gate capacitance, including intrinsic, overlap and fringing components (alias=lx82). Refer to equations 22-120, 22-126, 22-127, and 22-128. |
|
|
Total gate-to-drain capacitance, including intrinsic, overlap, and fringing components (alias=lx83). Refer to equations 22-122, 22-126, 22-127, and 22-128. |
|
|
Total gate-to-source capacitance, including intrinsic, overlap, and fringing components (alias=lx84). Refer to equations 22-121, 22-126, 22-127, and 22-128. |
|
|
Total gate-to-bulk capacitance, including intrinsic and overlap components. Refer to equations 22-123, 22-126, 22-127, and 22-128. |
|
|
Total drain-to-gate capacitance, including intrinsic, overlap, and fringing components (alias=lx87). Refer to equations 22-120, 22-126, 22-127, and 22-128. |
|
|
Drain capacitance, including intrinsic, overlap, and fringing components. Refer to equations 22-122, 22-126, 22-127, and 22-128. |
|
|
Total drain-to-source capacitance (alias=lx86). Refer to equations 22-121, 22-126, 22-127, and 22-128. |
|
|
Intrinsic drain-to-bulk capacitance. Refer to equation 22-123. |
|
|
Total source-to-gate capacitance, including intrinsic, overlap, and fringing components. Refer to equations 22-120, 22-126, 22-127, and 22-128. |
|
|
Total source-to-drain capacitance. Refer to equations 22-122, 22-126, 22-127, and 22-128. |
|
|
Source capacitance, including intrinsic, overlap, and fringing components. Refer to equations 22-121, 22-126, 22-127, and 22-128. |
|
|
Intrinsic source-to-bulk capacitance. Refer to equation 22-123. |
|
|
Total bulk-to-gate capacitance, including intrinsic and overlap components (alias=lx88). Refer to equations 22-120, 22-126, 22-127, and 22-128. |
|
|
Intrinsic bulk-to-drain capacitance. Refer to equation 22-122. |
|
|
Intrinsic bulk-to-source capacitance. Refer to equation 22-121. |
|
|
Bulk capacitance, including intrinsic and overlap components. Refer to equations 22-123, 22-126, 22-127, and 22-128. |
|
|
Gate-source overlap and fringing capacitances (alias=lv36). Refer to equations 22-124 and 22-127 |
|
|
Gate-drain overlap and fringing capacitances (alias=lv37). Refer to equations 22-125 and 22-128. |
|
|
Gate-bulk overlap capacitances (alias=lv38). Refer to equation 22-126. |
|
|
CGGBO = dQg/dVg intrinsic gate capacitance (alias=lx18). Refer to equation 22-120. |
|
|
CGDBO = -dQg/dVd intrinsic gate-to-drain capacitance (alias=lx19).Refer to equation 22-122. |
|
|
CGSBO = -dQg/dVs intrinsic gate-to-source capacitance (alias=lx20). Refer to equation 22-122. |
|
|
CBGBO = -dQb/dVg intrinsic bulk-to-gate capacitance (alias=lx21). Refer to equation 22-120. |
|
|
CBDBO = -dQb/dVd intrinsic bulk-to-drain capacitance (alias=lx22). Refer to equation 22-122. |
|
|
CBSBO = -dQb/dVs intrinsic bulk-to-source capacitance (alias=lx23). Refer to equation 22-121. |
|
|
CDGBO = -dQd/dVg intrinsic drain-to-gate capacitance (alias=lx32). Refer to equation 22-120. |
|
|
CDDBO = dQd/dVd intrinsic drain capacitance (alias=lx33). Refer to equation 22-122. |
|
|
CDSBO = -dQd/dVs intrinsic drain-to-source capacitance (alias=lx34). Refer to equation 22-121. |
|
|
Resistive drain current. The sum of the currents though D and DI node. |
|
|
Resistive bulk current. The sum of the currents though B, BI, SB, and DB node. |
|
|
Effective drain resistance. Refer to equation 22-36. |
|
|
Effective source resistance. rseff = Rs,bias-dep + nrs * rsh + rsc/ nf. Rs, bias-dep. Refer to equation 22-36. |
|
|
Gate bias-dependent resistance. Refer to equation 22-137. |
|
|
Gate-induced drain leakage current (alias=lx70). Refer to equation 22-55. |
|
|
Gate-induced source leakage current. Refer to equation 22-56. |
|
|
Gate Dielectric tunneling current (alias=lx71). Refer to equations 22-18, 22-19, 22-20, 22-22, and 22-23. |
|
|
Gate-to-drain tunneling current (alias=lx39). Refer to equation 22-20. |
|
|
Gate-to-source tunneling current (alias=lx38). Refer to equation 22-19. |
|
|
Gate-to-bulk tunneling current (alias=lx66). Refer to equation 22-18. |
|
|
Gate-to-bulk tunneling current determined by ECB (alias=lx73). Refer to equation 22-18. |
|
|
Gate-to-bulk tunneling current determined by EVB (alias=lx74). Refer to equation 22-18. |
|
|
Gate-to-channel (source side) tunneling current (alias=lx67). Refer to equation 22-22. |
|
|
Gate-to-channel (drain side) tunneling current (alias=lx68). Refer to equation 22-23. |
|
|
Total gate charge, including intrinsic, overlap and fringing components. |
|
|
Total drain charge, including intrinsic, overlap and fringing components. |
|
|
Total source charge, including intrinsic, overlap and fringing components. |
|
|
Total bulk charge, including intrinsic and overlap components. |
|
|
Wffective gate drive voltage including back bias and drain bias effects. |
|
|
Effective gate drive voltage including back bias and drain bias effects. Alias for Vgt |
|
Related Topics
Models and Equations in Version Updates
Return to top