Alphabetical List of Commands
Preface
Reporting Problems or Errors in Manuals
- Cadence Online Support
- Other Support Offerings
1
Introducing the Common Power Format
2
Terminology
- Design
- Followpins
- Instance
- Module
- Net
- Pad
- Pin
- Port
- Analysis View
- Base and Derived Power Domains
- Isolation Rule
- Level Shifter Rule
- Library Group
- Library Set
- Mode
- Mode Transition
- Nominal Operating Condition
- Operating Corner
- Power Design
- Power Domain
- Power Mode
- Power Mode Control Group
- Power Source Domain
- Power Switch Rule
- Secondary Power Domain
- State Retention Rule
- Virtual Port
- Virtual Power Domain
Special Library Cells for Power Management
- Always On Cell
- Global Cell
- Isolation Cell
- Level Shifter Cell
- Power Clamp Cell
- Power Switch Cell
- State Retention Cell
3
Understanding the CPF Format
- Design Objects
- CPF Objects
- Empty Lists
- Specifying the Representation of the Base Name
- Specifying the Representation of the Bits
- CPF File of IP
- CPF File of Top Design
4
Power Domains and Modes
- Power Domain Categories
- Base and Derived Power Domains
- Primary and Secondary Power Domains of Instances
- Power Domains of Pins and Ports
- Nominal Conditions
- Power Modes
- Generic Modes
- Illegal Domain Configurations
- Mode Transitions
5
Hierarchical Flow
Handling Domain Attributes after Domain Mapping
Handling Power Modes after Domain Mapping
Handling of Initial Statements
- Modeling the Internal Power Structure of a Macro Cell
- Modeling the Internal Power Behavior of a Macro Cell
CPF Modeling for Hierarchical Design
Handling Boundary Port Domain Definition at Top Level
6
Precedence and Semantics of the Rules
Rules in Presence of Existing Power Logic
- Identifying Existing Power Logic
Precedence of Rules in the Flat Flow
Precedence of Rules in the Hierarchical Flow
- Level Shifter Rules
- Isolation Rules
- Multiple Level Shifter and Isolation Rules
- State Retention Rules
7
CPF File Structure
- Referencing Design Objects
- Referencing CPF Objects
8
General CPF Commands
- assert_illegal_domain_configurations
- create_analysis_view
- create_assertion_control
- create_bias_net
- create_global_connection
- create_ground_nets
- create_isolation_rule
- create_level_shifter_rule
- create_mode
- create_mode_transition
- create_nominal_condition
- create_operating_corner
- create_pad_rule
- create_power_domain
- create_power_mode
- create_power_nets
- create_power_switch_rule
- create_state_retention_rule
- define_library_set
- end_design
- end_macro_model
- end_power_mode_control_group
- find_design_objects
- get_parameter
- identify_always_on_driver
- identify_power_logic
- identify_secondary_domain
- include
- set_analog_ports
- set_array_naming_style
- set_cpf_version
- set_design
- set_diode_ports
- set_equivalent_control_pins
- set_floating_ports
- set_hierarchy_separator
- set_input_voltage_tolerance
- set_instance
- set_macro_model
- set_pad_ports
- set_power_mode_control_group
- set_power_source_reference_pin
- set_power_target
- set_power_unit
- set_register_naming_style
- set_sim_control
- set_switching_activity
- set_time_unit
- set_wire_feedthrough_ports
- update_design
- update_isolation_rules
- update_level_shifter_rules
- update_nominal_condition
- update_power_domain
- update_power_mode
- update_power_switch_rule
- update_state_retention_rules
9
Library Cell-Related CPF Commands
- define_always_on_cell
- define_global_cell
- define_isolation_cell
- define_level_shifter_cell
- define_open_source_input_pin
- define_pad_cell
- define_power_clamp_cell
- define_power_clamp_pins
- define_power_switch_cell
- define_related_power_pins
- define_state_retention_cell
A
Quick Reference
Index
|
|
|
|
|
|
|
|
|
|
For support, see http://www.cadence.com/support
or try Cadence's SourceLink service.
Copyright © 2013, Cadence Design Systems, Inc.
All rights reserved.
Legal notices and trademark attributions